

FIG. 1




FIG. 2  
PRIOR ART




FIG. 3  
PRIOR ART







FIG. 4  
PRIOR ART




F I G. 5




F I G. 6




F I G. 7



F I G. 8



F I G. 9



F I G. 10







FIG. 11




F I G. 1 2



F I G. 1 3



F I G. 14



F I G. 15




FIG. 16 A




FIG. 16 B




FIG. 16 C




FIG. 16 D




FIG. 16 E




FIG. 16 F




FIG. 17




FIG. 18




FIG. 19






FIG. 20



F I G. 21



F I G. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27 A




FIG. 27 B




FIG. 27 C







FIG. 27 D




F I G. 28



F I G. 29



F I G. 30






FIG. 31 A




FIG. 31 B





FIG. 31 C

F I G. 3 2



F I G. 3 3





FIG. 34



F I G. 35





FIG. 36



# F I G. 37

Pad No.	Pad Name	Function
1P	CLK	Clock input terminal of 64-bit shift register
2P	LCHK	Data latch signal input terminal LCHX = "L" : Read shift register data LCHX = "H" : Latch immediately preceding data
3P,4P,5P	GND	GND terminals (0V)
6P	VDD	Logical circuitry positive power supply terminal (+5V)
7P	STBX	Driver strobe input terminal. Latched data output to driver at "L" input (Internal pullup resistance $R_p=300K\Omega$ TYP.)
8P	SO	64-bit shift register serial data output terminal
9P-72P	DO1-DO64	Driver output terminal (Nch open drain output)
73P	SI	64-bit shift register serial data input terminal